## **AMENDMENTS TO THE CLAIMS**

Claims 1-3 are cancelled.

4. (Currently Amended) A method of manufacturing <u>a</u> single electron device, the method comprising the steps of, on a substrate:

forming source/drain regions of <u>a</u> semiconductor layer, the source region and the drain region being spaced a predetermined distance apart <u>from</u> each other;

defining <u>an active</u> region between the source and the drain region by depositing an amorphous silicon layer on the semiconductor layer;

spraying a silicon containing gas to change changing the amorphous silicon layer into a hemisphere-type silicon layer having a plurality of silicon electron islands;

forming a gate insulating layer on the top surface of the entire structure; and forming a gate electrode on the gate insulating layer in order to apply voltages to the active regions.

5. (Currently Amended) The method as claimed in claim 4, wherein the step of forming the hemisphere-type silicon layer spraying the silicon containing gas comprises the steps of:

spraying a the silicon contained containing gas for a first predetermined time while maintaining the amorphous silicon layer under the condition of a temperature of 500 to 700°C and a high vacuum state not more than 1 to 3x10E-7 torr; and

performing heat treatment for a second predetermined time at a temperature of 500 to 700°C.

6. (Currently Amended) The method as claimed in claim 5, wherein the silicon contained containing gas is SiH<sub>4</sub> or Si<sub>2</sub>H<sub>6</sub>.

- 7. (Original) The method as claimed in claim 5, wherein the first predetermined time is in the range of 10 to 170 seconds, and the second predetermined time is in the range of 10 to 90 seconds.
- 8. (Original) The method as claimed in claim 4, wherein the predetermined distance is 100 nm or less, the thickness of the hemisphere-type silicon layer is in the range of 3 to 5 nm, and the size of the silicon electron islands is in the range of 3 to 5 nm.
- 9. (Original) The method as claimed in claim 4, wherein the predetermined distance is 100 nm or less.
- 10. (Currently Amended) The method as claimed in claim 4, wherein the substrate is an SOI substrate, and the semiconductor layer is a most upper an uppermost layer of the SOI substrate.
- 11. (Currently Amended) A method of simultaneously manufacturing a single electron device and an MOS transistor, the method comprising the steps of:

defining a single electron device region (hereinafter, A region) and an MOS transistor region (hereinafter, B region);

depositing a semiconductor layer entirely on the A region and B region;

defining a source and drain region of the single electron device in the A region, the source and the drain region of the A region being spaced a predetermined distance apart <u>from</u> each other, and simultaneously defining a source, a drain, and an active region of the MOS transistor with one body in the B region;

after depositing an amorphous silicon layer on the semiconductor layer, defining an active region of the single electron device between the source and drain regions on the A region;

changing the amorphous silicon layer of the A region into a hemisphere-type silicon layer having <u>a plurality</u> of silicon electron islands;

forming a gate insulating layer on the top surface of the entire structure; forming a gate electrode on the gate insulating layer; and forming source/drain electrodes of the single electron device and the MOS transistor.

12. (Currently Amended) The method as claimed in claim 11, wherein the step of forming the gate insulating layer comprises the steps of:

forming a first gate insulating layer on only the A region after covering the B region with photo-resist; and

forming a second gate insulating layer on the entire structure, wherein the thickness of the gate insulating layer in the A region is bigger than that of the gate insulating layer in the B region.